74ALVCH16240 Low Voltage 16-Bit Inverting Buffer/Line Driver

74ALVCH16240 Low Voltage 16-Bit Inverting Buffer/Line Driver with Bushold

General Description

FAIRCHILD

SEMICONDUCTOR

The ALVCH16240 contains sixteen inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The ALVCH16240 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating inputs at a valid logic level.

The 74ALVCH16240 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with output capability up to 3.6V.

The 74ALVCH16240 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V to 3.6V V_{CC} supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminates the need for external pull-up/pull-down resistors
- t_{PD}
 - 3.9 ns max for 3.0V to 3.6V V_{CC}
 - 5.3 ns max for 2.3V to 2.7V V_{CC} 6.0 ns max for 1.65V to 1.95V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latch-up conforms to JEDEC JED78
 ESD performance:
- Human body model > 2000V Machine model > 200V

Ordering Code:

 $\overline{0}_2$ $\overline{0}_3$ $\overline{0}_4$ $\overline{0}_5$

Order Number	Package Number	Package Descriptions			
74ALVCH16240T	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide			
Devices also available in Tane and Reel. Specify by appending the suffix letter "X" to the ordering code					

40 41 42 43 44 45

ŌE



Pin Descriptions

Pin Names	Description		
OEn	Output Enable Input (Active LOW)		
I ₀ —I ₁₅	Bushold Inputs		
$\overline{O}_{0}-\overline{O}_{15}$	Outputs		

© 2002 Fairchild Semiconductor Corporation DS500629

0,

74ALVCH16240

Truth Tables

	Inputs	Outputs
OE ₁	I ₀ –I ₃	$\overline{O}_0 - \overline{O}_3$
L	L	н
L	Н	L
Н	Х	Z
Inputs		Outputs
OE ₂	I ₄ —I ₇	$\overline{O}_4 - \overline{O}_7$
L	L	н
L	н	L
Н	Х	Z
Inputs		Outputs
OE ₃	I ₈ –I ₁₁	0 ₈ -0 ₁₁
L	L	Н
L	н	L
Н	Х	Z
Inputs		Outputs
OE ₄ I ₁₂ -I ₁₅		0 ₁₂ -0 ₁₅
L	L	н
L	н	L
н	х	z


H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial (HIGH or LOW, inputs may not float)

Z = High Impedance

Functional Description

The 74ALVCH16240 contains sixteen inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs.

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to 4.6V
Output Voltage (V _O) (Note 2)	–0.5V to V_CC +0.5V
DC Input Diode Current (I _{IK})	
V ₁ < 0V	–50 mA
DC Output Diode Current (I _{OK})	
V _O < 0V	–50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V _{CC} or GND Current per	
Supply Pin (I _{CC} or GND)	±100 mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$

74ALVCH16240

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed, limited to 4.6V. Note 3: Floating or unused control inputs must be held HIGH or LOW.

 v_{cc} Conditions Symbol Parameter Min Max Units (V) 0.65 x V_{CC} V_{IH} HIGH Level Input Voltage 1.65 - 1.95 2.3 - 2.7 v 17 2.7 - 3.6 2.0 0.35 x V_{CC} VIL LOW Level Input Voltage 1.65 - 1.95 V 2.3 - 2.7 0.7 2.7 - 3.6 0.8 $I_{OH} = -100 \ \mu A$ V_{OH} HIGH Level Output Voltage 1.65 - 3.6 V_{CC} - 0.2 $I_{OH} = -4 \text{ mA}$ 1.65 1.2 $I_{OH} = -6 \text{ mA}$ 2.3 2.0 $I_{OH} = -12 \text{ mA}$ 2.3 1.7 V 2.7 2.2 3.0 2.4 $I_{OH} = -24 \text{ mA}$ 3.0 2 VOL 0.2 LOW Level Output Voltage $I_{OL} = 100 \ \mu A$ 1.65 - 3.6 $I_{OL} = 4 \text{ mA}$ 1.65 0.45 $I_{OL} = 6 \text{ mA}$ 23 04 V $I_{OL} = 12 \text{ mA}$ 2.3 0.7 2.7 0.4 $I_{OL} = 24 \text{ mA}$ 3.0 0.55 $0 \le V_I \le 3.6V$ Input Leakage Current ±5.0 I₁ 3.6 μΑ **Bushold Input Minimum** $V_{IN} = 0.58V$ 1.65 25 I_{I(HOLD)} Drive Hold Current $V_{IN} = 1.07V$ 1.65 -25 $V_{IN} = 0.7V$ 2.3 45 V_{IN} = 1.7V 2.3 -45 μA $V_{IN} = 0.8V$ 75 3.0 $V_{IN} = 2.0V$ 3.0 -75 $0 < V_O \leq 3.6V$ 3.6 ±500 I_{OZ} 3-STATE Output Leakage $0 \le V_O \le 3.6V$ 3.6 ±10 μΑ $V_{I} = V_{CC}$ or GND, $I_{O} = 0$ I_{CC} Quiescent Supply Current 3.6 40 μΑ ΔI_{CC} Increase in I_{CC} per Input $V_{IH} = V_{CC} - 0.6V$ 3 - 3.6 750 μA

DC Electrical Characteristics

74ALVCH16240

AC Electrical Characteristics

		$T_{\text{A}}=-40^{\circ}\text{C}$ to $+85^{\circ}\text{C},$ $\text{R}_{\text{L}}=500\Omega$								
Symbo	Parameter	C _L = 50 pF			C _L = 30 pF			Units		
	i di dificici	$V_{CC}=3.3V\pm0.3V$		V _{CC} = 2.7V		$V_{CC} = \textbf{2.5V} \pm \textbf{0.2V}$		$V_{CC}=1.8V\pm0.15V$		00
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{PHL} , t _{PLH}	Propagation Delay	1.0	3.9		5.3	1.0	5.3	1.5	6.0	ns
t _{PZL} , t _{PZH}	Output Enable Time	1.0	5		6.1	1.0	6.4	1.5	8.2	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	1.0	4.4		4.8	1.0	5.4	1.5	6.8	ns

Capacitance

0 milest	Parameter		O an allitiana	T _A = -	Unite	
Symbol			Conditions	v _{cc}	Typical	Units
CIN	Input Capacitance	Control	$V_I = 0V \text{ or } V_{CC}$	3.3	3	pF
		Data	$V_I = 0V \text{ or } V_{CC}$	3.3	6	рг
C _{OUT}	Output Capacitance	•	$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C _{PD}	Power Dissipation Capacitance	Outputs Enabled	$f = 10 \text{ MHz}, C_L = 50 \text{ pF}$	3.3	19	
				2.5	16	pF
		Outputs Disabled	$f = 10 \text{ MHz}, C_L = 50 \text{ pF}$	3.3	5	pi
				2.5	4	




TABLE 1. Values for Figure 1					
TEST	SWITCH				
t _{PLH} , t _{PHL}	Open				
t _{PZL} , t _{PLZ}	VL				
t _{PZH} , t _{PHZ}	GND				

TABLE 2. Variable Matrix (Input Characteristics: f = 1MHz; $t_r = t_f$ = 2ns; Z_0 = 50 Ω)

Symbol	V _{cc}						
	$\textbf{3.3V} \pm \textbf{0.3V}$	2.7V	$\textbf{2.5V} \pm \textbf{0.2V}$	$\textbf{1.8V} \pm \textbf{0.15V}$			
V _{mi}	1.5V	1.5V	V _{CC} /2	V _{CC} /2			
V _{mo}	1.5V	1.5V	V _{CC} /2	V _{CC} /2			
V _X	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V			
V _Y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V			
VL	6V	6V	V _{CC} *2	V _{CC} *2			




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic




FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

74ALVCH16240

